

COVER SHEET	1
BLOCK DIAGRAM	2
CLOCK MAP	3
POWER MAP	4
GPIO MAP	5
Intel Diamondville-CPU	6-7
VRM Single Phase	8
Intel Lakeport -GMCH	9-12
DDR II SO-DIMM	13-14
Mini PCIE Slot	15
LAN 8111C	16
VGA CONNECTOR	17
Clock Generator - ICS954120	18
ICH7R	19-21
TPM LPC Debug port	22
USB CONNECTORS	23
+19V DC-IN	24
5DUAL-PCIRST#	25
F_ PANEL	26
SATA & CF_Card & FAN CONTROL	27
ACPI Controller	28
Auto BOM manual	29
PWOK MAP	30
History	31

# MS-7436 (MS-6631)

**Version 0A**

## **CPU:**

**Intel Dimondville**

## **System Chipset:**

**Intel 945GC (North Bridge)**

**Intel ICH7(South Bridge)**

## **On Board Chipset:**

**BIOS -- SPI**

**LAN -- Realtek RTL8111C**

**Clock Generator - ICS954119**

## **Main Memory:**

**DDR II SO-DIMM x 1 (Max 2GB)**

**CF Card Connector for flash Memory**


## **Expansion Slots:**

**Internal Mini PCIE x1**


## **Intersil PWM:**

**Controller: 6314**


# Block Diagram



# CLOCK MAP



# POWER MAP



ICH7

GPIO	Alt Func	Pin	I/O/NC	Power	PU	SMI	Tol	Default	Signal Name or status
GPIO[0]	SIO_SMI#	AB18	I/O	Vcc3p3	N	Y	5	Input	pull high VCC3
GPIO[1]	PCIREQ[5]#	C8	I/O	V5REF	N	Y	5	Input	PREQ#5
GPIO[2]	PIRQE#	G8	I/OD	V5REF	N	Y	5	Input	PIRQE#
GPIO[3]	PIRF#	F7	I/OD	V5REF	N	Y	5	Input	PIRQ#F
GPIO[4]	PIRQG#	F8	I/OD	V5REF	N	Y	5	Input	PIRQ#G
GPIO[5]	PIRQH#	G7	I/OD	V5REF	N	Y	5	Input	PIRQ#H
GPIO[6]	ATADET0	AC21	I/O	Vcc3p3	N	Y	3.3	Input	ATADET0
GPIO[7]	GPI7	AC18	I/O	Vcc3p3	N	Y	3.3	Input	pull high VCC3
GPIO[8]	SIO_PME#	E21	I/O	VccSus3p3	N	Y	3.3	Input	SIO_PME# pull high VCC3_SB
GPIO[9]	WLAN_PWRON	E20	I/O	VccSus3p3	N	Y	3.3	Output	pull high VCC3_SB
GPIO[10]	unmuxed	A20	I/O	VccSus3p3	N	Y	3.3	Input	pull high VCC3_SB
GPIO[11]	SMBALERT#	B23	I/O	VccSus3p3	N	Y	3.3	Input	pull high VCC3_SB
GPIO[12]	unmuxed	F19	I/O	VccSus3p3	N	Y	3.3	Input	pull high VCC3_SB
GPIO[13]	unmuxed	E19	I/O	VccSus3p3	N	Y	3.3	Input	pull high VCC3_SB
GPIO[14]	ADT7467_ALERT	R4	I/O	VccSus3p3	N	Y	3.3	Input	pull high VCC3_SB
GPIO[15]	unmuxed	E22	I/O	VccSus3p3	N	Y	3.3	Input	pull high VCC3_SB
GPIO[16]	unmuxed	AC22	I/O	Vcc3p3	N	N	3.3	0	NC
GPIO[17]	PCIGNT[5]#	D8	I/O	Vcc3p3	N	N	3.3	N/A	NC
GPIO[18]	unmuxed	AC20	I/O	Vcc3p3	N	N	3.3	1	NC
GPIO[19]	SATA1GP	AH18	I/O	Vcc3p3	N	N	3.3	Input	pull high VCC3
GPIO[20]	unmuxed	AF21	I/O	Vcc3p3	N	N	3.3	1	NC
GPIO[21]	SATA0GP	AF19	I/O	Vcc3p3	N	N	3.3	Input	pull high VCC3
GPIO[22]	PCIREQ[4]#	A13	I/O	Vcc3p3	N	N	3.3	Input	PREQ#4
GPIO[23]	LDRQ1#	AA5	I/O	Vcc3p3	N	N	3.3	Input	pull high VCC3
GPIO[24]	unmuxed	R3	I/O	VccSus3p3	N	N	3.3	No Change	NC
GPIO[25]	S1_3_LED	D20	I/O	VccSus3p3	Y	N	3.3	1	pull high VCC3 SB
GPIO[26]	unmuxed	A21	I/O	VccSus3p3	N	N	3.3	0	NC
GPIO[27]	unmuxed	B21	I/O	VccSus3p3	N	N	3.3	0	NC
GPIO[28]	unmuxed	E23	I/O	VccSus3p3	N	N	3.3	0	NC
GPIO[29]	OC#2	C3	I/O	VccSus3p3	N	N	3.3	Input	OC#5
GPIO[30]	OC#2	A2	I/O	VccSus3p3	N	N	3.3	Input	OC#6
GPIO[31]	OC#2	B3	I/O	VccSus3p3	N	N	3.3	Input	OC#7
GPIO[32]	CLEAR_CMOS#	AG18	I/O	Vcc3p3	N	N	3.3	1	CLEAR_CMOS#, ONLY pull high VCC3
GPIO[33]	unmuxed	AC19	I/O	Vcc3p3	N	N	3.3	1	NC
GPIO[34]	unmuxed	U2	I/O	Vcc3p3	N	N	3.3	0	NC
GPIO[35]	unmuxed	AD21	I/O	Vcc3p3	N	N	3.3	1	NC
GPIO[36]	SATA2GP	AH19	I/O	Vcc3p3	N	N	3.3	Input	pull high VCC3
GPIO[37]	SATA3GP	AE19	I/O	Vcc3p3	N	N	3.3	Input	pull high VCC3
GPIO[38]	unmuxed	AD20	I/O	Vcc3p3	N	N	3.3	Input	pull high VCC3
GPIO[39]	unmuxed	AE20	I/O	Vcc3p3	N	N	3.3	Input	pull high VCC3
GPIO[48]	GNT4#	A14	I/O	Vcc3p3	N	N	3.3	N/A	GNT4#
GPIO[49]	CPUPWRGD	AG24	I/O	V_CPU_IO	N	N	CPU	N/A	H_PWRGD
GPI[15..0] can configured to cause a SMI# or SCI.									

Following are the GPIOs that need to be terminated properly if not used:  
GPIO[39;36,23;21,19,7;0]: default as inputs and should be pulled up to Vcc3.3 if unused.  
GPIO[31;29,15;8]: default as inputs and should be pulled up to VccSus3.3 if unused.

FWH Note: FWH GPs should only be used for static options, do not put dynamic nets on these				
GPIO	Pin#	Power	Tol	Signal Name
FPGI[0]	6	Main	3.3	pull-down
FPGI[1]	5	Main	3.3	pull-down
FPGI[2]	4	Main	3.3	pull-down
FPGI[3]	3	Main	3.3	pull-down
FPGI[4]	30	Main	3.3	pull-down

SIGNAL	DEVICE
MiniPCleRST#	MINI PCIE SLOT
TPMRST#	TPM
LANRST#	LAN 8111C
PCIRST_ICH7#	BUFFER IC
CF_RST#	CF_CARD
H_CPURST#	CPU
FWHRST#	LPT Debug port
MCHRST#	MCH

SMBCLK, SMBDATA, DDR2, PCIEX1, CLKGEN, ICH7, ADT7464


DDRII DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 1	A0H	MCLK_A0/MCLK_A#0 MCLK_A1/MCLK_A#1 MCLK_A2/MCLK_A#2


JUMPER SETTING

<b>JBAT1</b>	(1-2)NORMAL	(2-3)CLEAR
--------------	-------------	------------


### CPU SIGNAL BLOCK




For Diamondville processor  
, the BSEL is fixed to operate  
at 133-MHz BCLK frequency.




Change VID circuit for jump VID.



0B changed 8-->change pull up circuit follow CRB V0.7.



NEAR THE PROCESS SOCKET





CAPS FOR FSB GENERIC

2.5A: before VCC stable  
1.5A: after VCC stable














```
0: Only SDVO or PCI-E Operational
1: SDVO and PCI-E operating
simultaneously via PCI Express-G
port
```










## DDR2 SO-DIMM



CHANNEL A V\_SM\_VTT  
DECOUPLING CAPS




CHANNEL B V\_SM\_VTT  
DECOUPLING CAPS











SCS\_A#0 change 43 ohm

- 10,13 MAA\_A[0..13] <-->
- 10,13 SBS\_A[0..2] <-->
- 10,13 SCS\_A#0[0..1] <-->
- 10,13 SCKE\_A[0..1] <-->
- 10,13 ODT\_A[0..1] <-->




Grantsdale GMCH Power Sequencing  
Requirement Between 1.5V Core and 2.5V DAC







## PCI PULL-UP / DOWN RESISTORS






## DECOUPLING CAPACITORS







	RTL8111B / RTL8101E	RTL8111C	
AVDD33	3.3V	3.3V	
AVDD18	1.8V	1.2V	
EVDD18	1.8V	1.2V	
DVDD15	1.5V	1.2V	



	Q9	Q10
RTL8111B	<i>Need</i>	<i>Need</i>
RTL8111C	<i>N/A</i>	<i>N/A</i>



Power consumption		
	1G	100M
3.3V	103mA	TBD
1.5V	367mA	TBD
1.8V	198mA	TBD


  

Giga-Lan		10/100-Lan	
N58-22F0181-842		N58-22F0061-842 N58-22F0061-F02	
Link	Yellow	Link	Yellow
Active	Blinking	Active	Blinking
1000	Orange	100	Green
100	Green	10	None
10	None		
19		19	
20	Yellow	20	Yellow
21	Orange	21	
22	Green	22	Green







Power 20 mils




Trace length less than 0.5inches





FWHPCLK 22R R173 TPM\_CLK TPM\_CLK 22






### SM BUS ISOLATION




0B Change15

### SPI FLASH (8M)





### SPI DEBUG PROT


Place close to SPI ROM






### Bios Boot Strap











# POWER CIRCUIT FOR USB PORT 0,1 (REAR)




## REAR PANEL USB CONNECTOR FOR USB PORT 0,1


USB Interface  
Diff. Trace width 7.5 mils & 7.5 mils space.  
Diff. & other space 20 mils.  
Length matching: < 150 mils  
Ttrace length 0" to 17"







## REAR PANEL USB CONNECTOR FOR USB PORT 2,3





USB Interface  
Diff. Trace width 7.5 mils & 7.5 mils space.  
Diff. & other space 20 mils.  
Length matching: < 150 mils  
Ttrace length 0" to 17"















## SERIAL ATA CONNECTOR BLOCK




## COMPACT FLASH CONNECTOR



PLACE ADT7467 AS CLOSE AS POSSIBLE TO CPU  
GUARD TRACE & D+/D- WIDTH:SPACE= 10:10 MIL(MIN)


## CPU FAN

## FAN CONTROL





**ACPI  
Controller**

DDR2 1.8V POWER...7.95A





$$V_{fb} = V_{output} * [1.5 / (1.5 + 3.01)] = 0.6V \quad V_{output} = 1.804V$$

DDR2 1.5V POWER...22.84A


$$V_{fb} = V_{output} * [2 / (2 + 3.01)] = 0.6V \quad V_{output} = 1.503V$$



VTT1.1V POWER...4.9A

### DDR VTT Power




## Auto-BOM Manual Parts


### Mounting Holes






### Optics Orientation Holes




### CPU HEAT SINK NB HEAT SINK




### Simulation



### SB HEAT SINK



### MANUAL PART



MICRO-STAR INT'L CO., LTD.

Title			Auto BOM manual
Size	Document Number	MS-7436	Rev 0A
Date:	Friday, August 15, 2008	Sheet 29	of 31

# PWROK MAP

